The Large Hadron Collider (LHC) at CERN (Geneva) is currently being commissioned to be the highest energy collider in the world. In addition, planning has already been initiated to increase the design luminosity by a factor of ten in two phases. The ATLAS experiment plans to add a new pixel layer to the current pixel detector during the first phase of the upgrade. The optical data transmission will also be upgraded to handle the high data transmission speed. The upgrade for the on-detector optical links will be based on VCSEL and PIN arrays operating at 850 nm as in the current system. An ASIC with multiple circuits has been designed for this new generation of optical links to incorporate the experience gained from the current system. The ASIC has been designed using IBM's 130 nm 8RF-DM CMOS process. The ASIC contains both driver and receiver chips to couple to a 12-channel VCSEL and a 12-channel PIN array where one channel of each array is designated as a spare. With the inclusion of a remote control interface, this allows redundancy in both directions by enabling a signal to be re-routed from a bad VCSEL or PIN channel. The submitted chip contains four VCSEL driver (VDC) chips, four PIN diode receiver (Digital Opto-Receiver Integrated Circuit or DORIC) chips, and the associated circuitry to control the re-routing of the signals to the designated spare channels.
The Large Hadron Collider (LHC) at CERN (Geneva) is currently being commissioned to be the highest energy collider in the world. In addition, planning has already been initiated to increase the design luminosity by a factor of ten in two phases. The ATLAS experiment plans to add a new pixel layer to the current pixel detector during the first phase of the upgrade. The optical data transmission will also be upgraded to handle the high data transmission speed. The upgrade for the on-detector optical links will be based on VCSEL and PIN arrays operating at 850 nm as in the current system. An ASIC with multiple circuits has been designed for this new generation of optical links to incorporate the experience gained from the current system. The ASIC has been designed using IBM's 130 nm 8RF-DM CMOS process. The ASIC contains both driver and receiver chips to couple to a 12-channel VCSEL and a 12-channel PIN array where one channel of each array is designated as a spare. With the inclusion of a remote control interface, this allows redundancy in both directions by enabling a signal to be re-routed from a bad VCSEL or PIN channel. The submitted chip contains four VCSEL driver (VDC) chips, four PIN diode receiver (Digital Opto-Receiver Integrated Circuit or DORIC) chips, and the associated circuitry to control the re-routing of the signals to the designated spare channels.
Each of the DORIC contain a PIN diode receiver, a bi-phase mark (BPM) clock/data recovery circuit, and has low voltage differential signal (LVDS) outputs for both the clock and data. All four DORICs are designed to operate with a 40 Mb/s BPM input stream. One of the DORICs includes circuitry to extend its operational speed to 80, 160, or 320 Mb/s. Two-channel multiplexers have been inserted in the post amplification paths of the non-spare DORIC channels. With these multiplexers, the signal from the spare amplifier channel may be routed to the channel of choice. In order to allow remote control over channel steering and other functionality within the chip, a command decoder has been included in three of the DORICs. Because the chip will be reside in a high radiation environment, special care was taken to improve the single event upset tolerance of the command decoder. The command word for configuring the chip is formed by a majority vote of the three command decoders. To further improve our chip's tolerance to single event upsets, all latches in our design are based on a dual interlocked storage cell (DICE) latch designed for use in the configuration memory of the frontend chips of the pixel detector.
The four VDC channels are designed to operate at speeds up to 5 Gb/s. Each channel has an LVDS receiver, an 8-bit DAC, and a driver stage for converting the received LVDS signal into a current sufficient to drive a VCSEL. Two of the four VDC channels provide the capability to add a pre-emphasis current to the VCSEL modulation current. The duration of the pre-emphasis current pulse and its amplitude are adjustable via wirebond pads. One of the VDC channels is designated as the spare channel and contains a 16:1 multiplexer. The multiplexer allows routing of the received LVDS signal from any of the other three channels to the spare channel output. The 8-bit DAC is used to set the VCSEL modulation current. The setting of each DAC is accomplished by sending appropriate commands to the command decoders in the DORIC. To enable operation in case of a failure in the communication link to the command decoder, we have included a power on reset circuit that will set the VCSEL modulation current to 10 mA upon power up.
We will present the operation of the new features of the prototype optical link ASIC at the conference.
